New AES-XTS IP Core
The AES-GCM core is based on our AES-G3 implementation and is supplied as a complete package of VHDL or Verilog source code. Data path width is fixed at 32 bits.